

to the Examiner's statement in the Office Action, Tanaka's Fig. 3 does not illustrate computation units of one of the Fig. 4 processors, which the Examiner asserts teaches the claimed channel pool signal processor. Rather, Fig. 3 illustrates interfaces of the modulator 100 and demodulator 200 of Figs. 1 and 2.

Even were the Examiner correct in that Fig. 3 illustrated details of one of the processors of Fig. 4, the processors would still not be equivalent to the claimed channel pool signal processor, which includes computation units. The claimed computation units perform computationally intensive operations, such as channel decoding, equalization, chip-rate processing, synchronization, channelization, parameter estimation, etc. (See specification, page 7, lines 13-25.) In Tanaka's Fig. 3 no computation units are shown. Fig. 3 merely illustrates D/A and A/D converters and filters, which do not perform any computations; the converters merely convert signals from analog to digital or visa-versa, and the filters are passive devices that remove unwanted noise. Thus, Takana does not suggest the claimed channel pooling signal processor. Reconsideration and withdrawal of the prior art rejection is therefore respectfully requested.

In view of the above, each of the presently pending claims in this application is believed to be in immediate condition for allowance. Accordingly, the Examiner is respectfully requested to pass this application to issue.

Dated: December 23, 2003

Respectfully submitted,

By


Laura C. Brutman

Registration No.: 38,395

DARBY & DARBY P.C.

P.O. Box 5257

New York, New York 10150-5257

(212) 527-7700

(212) 753-6237 (Fax)

Attorneys/Agents For Applicant